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INTRODUCTION
A sequential logic machine may toe defined as a device
wliicli performs a prescribed discrete operation on one or more
variables in a certain sequence that is dependent upon time,
t. This may he expressed by
= Sn-i(tn.i, F^_^, Xy a^) 1)
where
= present discrete output
Sjj_]^ = previous input
^n-m = 2tny previous outputs
x-j = external inputs
ajt = internal machine constants
^n-l = time
It is to be noted that as well as S^_i can be a coiubination
of several outputs and inputs respectively. The solution of
the above expression in terms of physical logic elements is the
task to which this paper is directed.
An example of the above-mentioned machine is a general
purpose digital computer. The output of the computer is dependent
upon time, previous outputs, external inputs, and machine
constants. The outstanding fact is that the output does not
reach its prescribed value the instant the input (Sq_i)
applied, but rather, goes through a transition period of finite
duration. The digital computer, through its "stored program",
may select alternate transitions (S^.i's) which lead to varied
2outputs. This a"bility to select its transitions distinguishes
the digital computer from its counterpart the desk calculator
(man must supply the decision of selecting the desired, trans-
ition). The transition is defined by Caldwell (1) as an
unstaljle state.
In realizing an interconnection of logic elements to simulate
equation 1 (which is the fundamental design task) it is apparent
that a general solution is virtually irapossihle. This paper,
therefore, deals with a specific finite system. It should not
he implied that the design procedure to he outlined will work
for any and all sequential machines, hut it should he noted that
the reasoning and ideas behind the procedure will enable the
designer to generate a great variety of systeras.
There have been proposed, by many people, numerous procedures
for sequential design. Caldwell (1), ilarcus (2), and Phister (3)
have all approached the design problem from slightly different
perspectives; each has reached the same goal, a system that
works. The design procedure to be formulated will draw on the
outstanding features from the works of the three previously
mentioned writers.
It is important to note throughout the text that two-valued
Boolean positive logic is used exclusively.^ Further explanations
and symbols used can be found in Appendix A,
Reference 3, p. 31.
3MOTIVATION
In the summer of 1963f an instruinentat ion requirement was
specified by the Department of Psychology of Kansas State
University which was eventually satisfied through the design
and implementation of a pulsed input sequential logic circuit,
and operational amplifiers.
Experiments were heing performed "by the Department of
Psychology on huinan suhjects to determine the effect of
variations of several parameters on classical conditioning.^
The method of data collection and analysis pertaining to the
experiment was hand scoring of a strip chart recording. The
information recorded on the strip chart was a continuously
varying signal which was proportional to the eye-lid position
of the subject. (See Fig. 1) Initially the pertinent data taken
from this recording was the area beneath the variable signal
and above the baseline, and the time, measured from some
arbitrary reference, at which the random signal crossed the
baseline. The integration was being done by hand counting
squares and the time was taken as linear distance. Time, cost,
and susceptibility to error using these techniques were prime
motives in designing and constructing an electronic system to
perform the indicated tasks.
^
Kansas State University Department of Psychology proposal
to U. S. Department of Health and Welfare - 11H076A3-01. dated
October 30, 1962.
^Ibid.
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5DESCRIPTION OF ORIGINAL SYSTEM
The original systeni consisted of two major elements, viz.,
a programming unit and a recording-scoring unit as sho\ra in
Fig. 2. The function of the programming unit was to produce
and vary the conditioning variables. It consisted of pulse and
vAiveform generators. Of prime concern \vas the recording-
scoring unit which was made up of a potentiometer (which
attaches to the eye- lid) in the input circuit of the com-
mercially available "eye-blink" amplifier, and a recorder on
which the pertinent data was recorded. The output of the "eye-
blink" arcplifier (Eg in Fig. 3) will be the input signal to
the system to be constructed.
SYSTEM DESIGN
Modification of Input Signal
As can be seen (in Fig. 3) the voltage output of the "eye-
blink" aaiplifier is above grotmd (approximately 120 volts). It
was desired to lower the baseline to ground level. This was
accomplished by the use of an operational amplifier network
shown in Fig. 4. The following is an explanation of the circuit
action.
^^Tien the eye-lid is open (which is the normal position),
I^ = I2 and the output E^ = 0.0. W^en the eye- lid closes,
ll increases as I2 decreases (a proportional amount) causing
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-Eg-ICEQ-V]3L+Vi3L *o appear at the output, where K = = 1.
This voltage (E^) ^"^^^ used as the signal to he integrated; it
\7as also used to generate a timing (clocking) pulse. Si is
adjusted so that E^. = ^.0 when the eye- lid is in the normal
position.
To produce the clocking pulse a two-valued sensor was
used. The output of this device \vz.s logical one when £a>0.0
and logical zero when Eq^< 0.0. A high gain B.C. amplifier
driving a relay was used as the two-valued sensor because
of the small hysteresis effect as a result of high gain (I5K).
The pulse resulting from relay action was differentiated
approximately by an S-C network, Fig. 5, with a time constant
of 3^seconds. The negative absolute value of the differentiator
output produced the series of pulses shown in Fig. J.
was the input to a clamp device (its purpose is to hold the
value of = logical zero xHien no pulse is present). The
output of the clai^p (£(,) is shovm in Fig. 6. (See Appendix B
for the circuit designs and calculations.) Various waveforms
throughout the system are shown in Fig. 7«
It is important to note that the clamp circuit will provide
a measure of pulse shaping if the input sensitivity is set
correctly. In this case, the sensitivity ifi-as adjusted (see
Appendix B) so that the clamp output would be logical one for
63 percent of the input pulse. (See Fig. 6.) This will prove
to be important.
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Logic Design
The problem at hand was to design a logical network that
would integrate and maintain separately J^edt each time it
crossed the "baseline V^^ tip to a maximum of three areas. From
this statement it is obvious that the device must be capable
of attaining seven states, changing states with the clocking
pulse, as indicated;
1) Power on; system at rest.
2) Integrator 1 on.
3) Integrator 1 off,
4) Integrator 2 on.
5) Integrator 2 off.
6) Integrator 3 on.
7) Integrator 3 off; system must stay in this state until
manually reset.
These states are plotted on a flow diagram with all information
about each stable state noted below that state. (See Fig. 8.)
A binary counter was used to count the appearances of the
clocking pulses (up to seven). The counter was composed of
set-reset type flip-flops. The flip-flop outputs were gated to
drive relays in the inputs of three analog integrators. The
number of flip-flops required is N, where N is determined by
Equation 2 (assuming no redundant states are present),^
Reference 1, p. 620.
Keference 1, p. 496; Reference 2, p. I84.
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2^> number of states 2)
The flip-flops are shown diagramat ically in Fig. 9. The
operation of the flip-flop can be described as follows:
1) When the set node (terminal) is pulsed, the output, Z
= logical one, where one is a positive voltage level
and Z = logical zero.
2) Pulsing the reset node forces Z = logical zero and
Z = logical one.
3) The restriction that the set and reset nodes cannot
be pulsed simultaneously is made.
The flip-flop action can also be described, by
Z' = S + 5z 3)
SR = 4)
or by their complements,
Z' = S(R + Z) 5)
S + R = 1 6)
where
Z' (or Z') refers to the next state of an output.
Before the actual design work can proceed, it is important
to investigate counter-action using flip-flops. The reason for
doing so is anticipation of problems that will arise.
Suppose we wish to design, by trial and error, a simple
counter which will count only two digits, zero and one and it is
to repeat this action indefinitely. Transitions can occur only
when a clocking pulse (x) occurs. If the states of a flip-flop
PRESENT STATE NEXT STATE
z t
1
1
1
1
1
1
1
FIG. 10. STATE TABLE
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meeting these requirements are put in a table, the following
conclusions can be drawn; (See Fig. 10.)
1) Z goes to one only when Z has just previously been zero.
2) Z goes to zero only when Z has just previously been one.
From these conclusions we can determine the combinational logic
expression required at the set and reset nodes. The expressions
ar e
:
S = Z and E = Z 7)
This results in the connection in Fig. 11. At this point one
may chose to walk (by assuming clocking pulses) the circuit
through several cycles. At first glance the conditions appear
to be satisfied but further consideration will show that this
may not be so. Assume the circuit is in state Z = and the
clocking pulse (x) is absent. The S gate will accept the next
pulse. If the flip-flop changes states faster than the duration
of the clocking pulse, Z will equal one while the clocking pulse
is still present. Note that the gate at R is receptive and the
li node will be pulsed. This will cause S and R to be pulsed
simultaneously; this is not allowed and indeterminate action will
result. To correct this difficulty, a delay is placed between
the gates and the input nodes to store the pulses for the duration
of the clocking pulse. This modification is shown in Fig. 11.
The required delay time, according to Gray (4), is the minimum
amount which will result in the proper circuit action.
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COUNTER DESIGN
To determine the logical interconnection of the flip-flops,
the method presented by Phister (3) will he incorporated, liecall-
ing that three flip-flops are required and that Z' (Z' ) repre-
sents the next state of the output, the tahle in Fig. 12 can he
constructed. The entries in the "Z" column are determined hy
arbitrarily assigning any desired conihination of non-repeating
states. Note that the entries in row eight are identical with
those of row seven, therefore, once the counter attains state
seven (110), it will remain in that state until manually reset.
The entries in the next-state column are determined "by entering
the state which the counter assumes next. The column on the
extreme right contains entries which represent the control
conditions of the three integrators, i.e. integrator one is on when
a one appears in column one, etc. State (111) is not used and
will he referred to as an optional state.
To determine the combinational logic expression for the
inputs of the flip-flops, it is necessary to examine only one
node (set or reset) on one flip-flop at a time. For S]^
(expression for the set node of flip-flop 1) it is necessary to
examine those rows in which Zi goes from zero to one. This involve
only row four (Oil). The next state is (100). Examining these
two entries, it is apparent that Z^ can go to one only if the
counter has just been in the state (Oil). Therefore, the input
2^3 z; z'2 z' '2 '3
000 I 000
I
I I 000
I 000
000
I I 000
FIG. 12. STATE TABLE
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expression for is Z^Z^Z^. It would be desirable to simplify
this expression if possible. Talcing into consideration rows five,
six and seven, one can see that Zj^ remains one throughout these
transitions. It is obvious that the set node (Sj^) could be
pulsed any number of times after it has previously been pulsed
once. Therefore, entries in rows five, six and seven can be
used as optional states to simplify the combinational expression
for Sj^. Recalling that state (111) does not occur (the counter
can never assume this state), it can also be used to simplify
S^. The complete expression (with optional terms underscored)
is;
Si = ^iZgZ^ + Z1Z2Z3 + Z^Z2Z3 + Z^ZgZ^ + z^z^z^ 8)
Simplification by a Karnaugh map yields (See Fig. I3.
)
opt. opt. opt. opt.
1
^ ^-
Z2 z^
FI&. 13, KARNAUGH alAP
Si = V3 9)
To determine the expression for a reset node (Rg)* examine
the rows in column Zg in which Zg goes from one to zero (row four)
The rows in which is zero and remains zero are rows one and
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five which are optional entries. Recall that state (111) is
always optional. The simplified com'oinational expression for
^2 is
R2 = ^2^3 .10)
A similar procedure can be used to determine the expressions
for the other input nodes. They are
51 = ^^2^3 9)
B.I - nothing required 11)
52 = 22^3 12)
^^2 = V3 10)
53 = + Z3Z2 = Z3(Zi + Z2) 13)
R3 = Z3 14)
The factored form of S3 (Eq. I3) will toe used because of the
reduction of logic elements. Note that the time delay of this
expression does not equal that of the other expressions.
The output logic is written directly from the present state
column of the state table (Fig. 12). The output expressions
are
ll = Z1Z2Z3 15)
Ig = Z1Z2Z3 16)
I3
= 17)
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The logic expressions for the inputs and outputs were
realized using diode resistance logic. The design of these
elements (and the flip-flops) is found in Appendix B. The
hasic logic design has now been completed and the prohlem of
the delays will now he treated,
DELAYS
As previously stated, the optimum delay time is the minimum
amount that will result in proper circuit action. In more
specific terms:
D = T3, - Tg 18)
where,
T_ = switching time of flip-flops
T^ = width of clocking pulse
In this case, the switching time of the flip-flops was considered
to he negligible. (D = T^.
)
Referring to the previous discussion of delays, it is
remembered that the delays were placed in the input line of
both the set and reset nodes. This is not always necessary.
The following statements give conditions for which a delay
is required:
Assume that the switching time of the flip-flop is less
than the width of the clocking pulse. Then a delay must be
placed in the input line of the flip-flop if that input is
dependent on the present state of the output of that flip-flop.
(Kefer to Fig. I4. ) If the switching time of the flip-flop
26
is greater than the width of the cloclcing pulse, no delay is
required.
The actual delay was formed hy differentiation of the pulse
that is formed at the gate hy the cloclcing pulse. Recall that
this pulse, which ^vas shaped by the clamp, has the form sho^vn
in Fig. 15 a. After negation and differentiation, the pulse
will be of the form shown in Fig. I5 b. The trailing edge of
the original pulse will form the positive pulse delayed
3 seconds, (which is the width of the original pulse), if the
time constant of the differentiator is 1/3 or less than that of
the differentiator producing the clocking pulse. The time
constant of the differentiator must be sufficiently small to
prevent supression of the positive pulse. The time constant
chosen was 1 second. (Note, the pulse energy must be sufficient
to drive the flip-flops.) From the above it is obvious that no
delay is needed in the set or reset line of flip-flop 1.
Eaces and Hazards
According to ilarcus (2), a race is defined as a situation
that arises when a sequential circuit nialces a transition, to
one or more invalid final states. An example is:
Sxjppose the counter just designed was in state (101) and
a clocking pulse appeared. The counter should go to (110) but
under certain conditions might go to some other state. These
conditions are represented in Fig. I6. and are two inputs.
(a)
FIG. 15. DELAY PULSES
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X, the clocking pulse. Assume that at the time of the clocking
pulse Z-T goes to zero, and goes to one. A spike will be
generated that might have sufficient amplitude to trigger the
flip-flop. To eliminate the race (extra pulse that has heen
generated) several approaches are available:
1. Improve the transient response of the flip-flops.
(The outputs of the flip-flops are A and B.
)
2. Decrease the width of the clocking pulse.
3. Decrease the sensitivity of the flip-flop so that the
spike will be ignored.
Probably the best solution to the race problem is to decrease the
clocking pulse width and to improve the transient response of
the flip-flops.
A hazard is defined by Caldwell (1) as a loss of contin-
uity. This problem will not arise if the switching time of the
flip-flops plus delay (ignoring any effects of cotipling net-
works) is less than the interval betv/een clocking pulses. This
particular problem did not arise.
The above mentioned situations, no matter how small, can
result in improper operation of the circuit if they are ignored.
Interconnection of Logic Elements
The major portion of this section will concern Eqs. 9
through 17. From these equations and a knowledge of Boolean
combinational expressions, the block diagram of Fig. I7 can be
constructed. The combinational expressions for the Ev,'s and
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the Sn's are placed in the input lines of the flip-flops. iS'ote
the expressions for Sj^ and are equivalent and those nodes
may he connected together. The clocking pulse is included as
an input to each "and" gate. The outputs are formed by gates
which drive relays in the input circuits of analog integrators.
The signal to be integrated is (signal proportional to
eye- lid movement).
A provision must be made to record the time at which
rises above zero. This is accomplished by driving a transistor
(which is in shunt with a relay) with the output gate signals.
The circuit is shown in Fig. I8.
The design of specific logic elements is found in the
appendix.
Modifications
Assignments of the flip-flop states in Fig. 13 were
made arbitrarily. Investigation of assignment order shows
that certain simplifications can be made.
The flip-flop states are altered to form the state table
of Fig. 19. Note that assignments are made so that not more
than one flip-flop output can change state at a time. This
assignment results in the following input combination logic
expressions:
Si = Z2Z3 19)
- nothing required 20)
32
S = ^3 21)
^2 - '^1 22)
= ZiZ^ 23)
^3 = H 24)
A brief examination of the above expressions shows that
the input to each node is independent of the output of that
particular flip-flop. If the width of the clock pulse is less
than the switching time of the flip-flop, the result (from
previous work) is the elimination of delays. A reduction in
required logic elements is also effected. The inputs to the
integrators (output of logic circuitry) are determined as
before. At this time, one should be aware that the above
simplification cannot always be made and should be regarded
as a special case (certain two-state change assignments could
be required).
Another modification that is now considered is that of
using trigger flip-flops instead of set-reset type flip-flops."^
One method of design using trigger flip-flops would be to use
only the required input logic expressions. (The one entries on
the Karnaugh map.) The circuit timing would be simplified,
but input pulse levels become critical.^ Internal logic would
^lieference (5), p. 305.
2lbid.
+ 12 V.
FIG. 18. TIMING CIRCUIT
Z| Z223 Z, Z2Z3
1
1
1 1 1
1 1 III
1 i 1 1 1
1 1 10
1 10
1 1
FIG. 19. MODIFIED STATE TABLE
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he added to the flip-flops and more logic elements would be
required (under certain assignments). Other modifications such
as inhibiting the counting cycle by an external level can be
realized by gating the input pulse with the external level.
SUMXIAEY AND CONCLUSIONS
In the study of sequential logic design worlc, great use
is made of the assumed or canonical form. In this paper, it
has been assumed that the basic form of the sequential logic
machine is that of a simple counter. For the system discussed,
the counter has only one mode of operation; that is, it counts
only a predetermined fixed sequence according to the state
assignments. In more sophisticated systems, the counting
sequence can be altered at any time by a change of an external
input or past states.
The method of design presented in the text has one out-
standing feature: The design task is simplified by determining
the combinational logic expression for only one particular
input (set or reset node) at a time. The advantage over intuitive
design procedures is obvious.
The width of the input pulse (clocking pulse) is an impor-
tant factor. As previously discussed, it contributes consider-
ably to the timing difficulties. The best circuit action can
36
be obtained by making the clocking pulse narrower than the
switching time of the flip-flops. (Of course, it must be of
sufficient duration to trigger the flip-flops.)
Keferring to the Appendix B, it will be noted that
saturated design was used extensively. In this particular
application, measurement intervals less than I5 milliseconds
are considered to be negligible.
In the section pertaining to modifications, it was remarked
that if the counter states could be assigned to allow only
one change of variable (flip-flop output) per transition, the
required nttmber of logic elements would be reduced. This
method of state assignment is called by Phister (3) and others
as the Gray Code assignment.'^ It is important to point out
that the Gray Code has many advantages in counter designs but
has disadvantages in computing. (A Gray Code ninnber must be
converted to binary if an arithmetic operation is to be made
on that number, unless the entire logic system i-s in terms of
a Gray Code.
)
Previously mentioned in the introduction of the paper was
the fact that sequential logic design procedures cannot be
expressed in general but must refer to a particular physical
system. Although this may not be true of trivial systems, the
size and complexity of others prohibit the derivation of
Reference (3), p. 232.
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general design equations. The alternative approach to the desi
of a complex and large physical system is to study and apply
these procedures in a straight-forward and logical manner.
The system descriLed in the text is now "being used to
collect and score data "by the Psychology Department at Kansas
State University. No difficulties have arisen to this date.
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APPENDIX A
Symbols and Definitions
Positive two-valued Boolean logic, as used by Caldwell (4),
is used throughout the text. The "and" operation (series
connection) is represented algebraically by multiplication,
and symbolically by
A B
A-B=C
Fig. 20. AND OPERATION
The "or" operation is represented algebraically by addition and
symbolically by
C A+B=C
Fig. 21. on OPERATION
B
Z is defined as not Z. Z' is defined as the next state of Z.
S and R are the set and reset nodes of a set-reset flip-flop.
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APPENDIX n
Circuit Design
The logic elements and pulse forming networks are designed
using transistors. The transistors used were type KPN 1304*
All designs make use of the equivalent circuit shown helow.
Only the DC heta, base to emitter voltage, and the maxinraiQ
ratings are assumed. The operational amplifiers are G. P.
Philbrick, Researchers, type K-2W.
Fig. 22. TliANSlSTOR EQUIVALENT CIRCUIT
The circuits and the design equations will be shown in the order
of presentation.
(1) K-C Differentiator.
Fig. 23. K-C DIFFERENTIATOR
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The load, Z^, is the input to another transistor and is equal to
lOIC. The coupling capacitor, C, is chosen so that the time
constant of the coupling network is somewhat larger than the
width of the pulse, hut shorter than the interval between input
pulses (which is never less than lOOyt^ seconds )
.
(3)
' Clamp Circuit
lOK
IK
+ 12
^R2
+12
^
Fig. 25. CLAilP CiriCUIT
The operation of the clamp circuit is desired to produce a
measure of pulse shaping. The input pulse has increased to
-4.5 volts in 3y<( seconds. The value of is determined so that
the transistor will he in saturation at = -4.5 volts.
-(4.5 + 0.3)/lO + 11.7A^2 = 0-24 la.a. = 31)
^2 = l6k 32)
The input and output waveforms are shown in the diagram.
(4) Flip-Flop Circuit .
The two flip-flop transistors, Qj^ and are cross coupled
"not" circuits. (See Fig. 26.) The design equations are
determined hy considering only one transistor at a time, and
applying nodal analysis, as before, we get:
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Rl = 10k
1^2 = 4^
c = .0001 F
33)
34)
35)
The "speed tip" capacitors (c) are used to improve the transient
response. An improvement will obviously he raade due to the
fact that the network has an initial output voltage when the
flip-flop changes state.
(5) "And" Gate .
IK
A
B
10
1
lis
—}<»—
.,0K
A-B
Fig. 27. "AND" GATE
The values of the resistances are chosen so that 90 percent of
the input pulse will appear at C when A = B = 1.
(6) "Or" Gate.
A
B •A+B
r
Fig. 28. "OR" GATE
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(7 ) Delay Circuit
Fig. 29. HZJAY CliiCUIT
The purpose of the delay is to store a pulse for a duration
equal to the width of the clocking pulse. The transistor inverts
the input pulse which is approximately differentiated "by the
Fi-C network. The time constant of the ii-C differentiator is
1 second. This allows the capacitor to discharge before the
trailing edge of the input pulse appears. The desired output
is the positive pulse, generated by the approximate differen-
tiation of the trailing edge of the input pulse since the logic
circuit does not recognize negative voltages. The design
equations are identical to Eqs. (28) and (29)..
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The Laplace transform of e^(t) is
where T> 30 ^seconds , and the Laplace transform of the output
voltase is
25)
26)
li + 1/CS
Since the pulse width is more than 30^^ seconds, the output,
Eq, will be as sho^vn in the figure. (The capacitor has time to
discharge before the trailing edge of the pulse appears.)
(2) yejgative Absolute Value Circuit .
Fig. 24. NEGATIVE ABSOLUTE VALUE CIKCUIT
Under the assumption that the base to emitter voltage =
0.3 volts and the magnitude of the input pulse is 12.0 volts:
11+12=13
The value of for saturation is
27)
I3 = 12.0/(RL'Beta»0.5)
II + I2 = (12.0 - 0.3)Ai - + 0.3)7^2
2S)
29)
Letting = lOK to minimize loading of the differentiator and
solving for R2 obtains:
iCr, = 4K 30)
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